To:	Digi-Key	Issue No.	:	ECJ08082911
		Date of Issue	:	August 29.2008
		Classification		■ New □ Changed

PRODUCT SPECIFICATION FOR APPROVAL

Product Description	:	Multilayer Ceramic Chip Capacitors
Product Part Number	:	ECJHVB1E475K
		(1206 / $X5R$ / 25 V / 4.7 uF / Thickness: 0.95 mm max.)

Customers Part Number	:	
Country of Origin	:	Japan
Applications	:	Consumer Type Electric Equipment

XIf you approve this specification, please fill in and sign the below and return 1copy to us.

Approval No	:			
Approval Date	:			
Excecuted by	:			
	-	(signature)	 	
Title	:			
Dept.	:			

	Prepared by	: Engineering Sect	ion
Capacitor Business Unit	Phone :	+81-123-23-8149	(Direct)
Panasonic Electronic Devices Co.,Ltd.	Fax :	+81-123-22-4191	(Direct)
25.Kohata-nishinakaUji City , Kyoto, Japan Phone : +81-774-32-1111(Representative)	Contact Person Title Authorized by Title :	Engineer Nanager of Engi	hin li baguch
If there is a question, please ask the engineering se	ction about it di	rectly. Pana	sonic

CLASSIFICATION	SPECIFACATION	No. 151S-ECJ-KMS44E
SUBJECT	Multilayer Ceramic Chip Capacitors (EIA 1206)	PAGE 1 of 1
Low P	rofile type (P/N:ECJHVB1E475K) Individual Specification	DATE Aug 28, 2008

1. Scope

This specification applies to Low Profile type Multilayer Ceramic Chip Capacitors (EIA 1206), Temp. Char:X5R, Rated voltage DC25 V, Nominal Capacitance 4.7 μ F.

2. Style and Dimensions




Table 1			
Symbol Dimensions(mn			
L	3.2 +/- 0.2		
W	1.6 +/- 0.2		
Т	0.85 +/- 0.10		
L1,L2	0.6 +/- 0.3		

3. Operating Temperature Range / Storage Temperature Range


Table 2			
	Temperature Characteristics	Operating Temp. Range.	Storage Temperature Range
Class2	X5R	-55 to 85 °C	-55 to 85 °C

4. Individual Specification

Table	3	

Part Number	Rated Voltage	Temp. Char.	Nominal Capacitance	Cap. Tolerance
ECJHVB1E475K	DC 25 V	X5R	4.7 μF	+/-10 %

5. Explanation of Part Numbers



6. Temperature Characteristics

Table 4

Temp. Char.	Capacitance	Change rate from Temperature	Measurement	Reference
Code	Temp. Char.	Without voltage application	Temperature Range	Temperature
В	X5R	+/-15 %	-55 to 85 °C	25 °C

7. Soldering method

Flow soldering shall not be applied.

Note ;				
		APPROVAL	CHECK	DESIGN
F	Panasonic Electronic Devices Co. 1 td	T.Kawamura		A.Konishi

	No.
SPECIFICATION	151S-ECJ-KGS44E
Multilayer Ceramic Chip Capacitors (EIA 1206)	PAGE 1 of 7
ofile type (P/N : ECJHVB1E475K) Common Specification	DATE Aug 28, 2008
ne-depleting substances listed in the Montreal Protocol are not used in the main a materials used in this product. PBDE are intentionally excluded from materials used in this product.	
	SPECIFICATION

- (4) This product complies with the RoHS, DIRECTIVE 2002/95/EC on the Restriction of the use of certain Hazardous Substances in electrical and electronic equipment.
- (5) This product is exported with export procedures under export related laws and regulations such as the Foreign Exchange and Foreign Trade Law.

1-2.Limitation in Applications

This product was designed and manufactured for general-purpose electronic equipment such as household, office, information & communication equipment. When the following applications, which are required higher reliability and safety because the trouble or malfunction of this product may threaten the lives and/or properties, are examined, separate specifications suitable for the application should be exchanged.

 Aerospace / Aircraft equipment, Warning / Antitheft equipment, Medical equipment, Transport equipment (Motor vehicles, Trains, Ship and Vessel), Highly public information processing equipment, Others equivalent to the above.

1-3.Production factory

(1) Panasonic Electronic Devices Japan Co., Ltd.

(2) Panasonic Electronic Devices (Tianjin) Co., Ltd. (PEDTJ)

2. Scope

- 2- 1.This specification applies to Low Profile type Multilayer Ceramic Chip Capacitors (P/N : ECJHVB1E475K). If there is a difference between this common specification and any individual specifications, priority shall be given to the individual specifications.
- 2- 2. This product shall be used for general-purpose electronic equipment such as audiovisual, household, office, information & communication equipment.

Unreasonable applications may accelerate performance deterioration or short/open circuits as failure modes affecting the life end.

Adequate safety shall be ensured especially for product design required a high level of safety with the following considerations.

- 1)Previously examine how a single trouble in this product affects the end product.
- 2)Design a protection circuit as Failsafe-design to avoid unsafe system resulting from a single trouble with this product.

Whenever a doubt about safety arises from this product, immediately inform us for technical consultation without fail, please.

2- 3. This specification is a part of contract documents pertaining to the trade made by and between your company and Matsushita Electric Industrial Co., Ltd.

3. Part Number Code

arthumbe						
ECJ	Н	V	В	1E	475	K
(1)	(2)	(3)	(4)	(5)	(6)	(7)

3- 1.Common Code (1) ECJ : Multilayer Ceramic Chip Capacitors

3- 2.Size (2), Packaging Styles (3), Temperature Characteristic (4), Rated Voltage (5), Capacitance Tolerance (7) : Shown in Individual Specification.

Note;

	APPROVAL	CHECK	DESIGN
Panasonic Electronic Devices Co., Ltd.	T.Kawamura	T.Shinriki	A.Konishi

CLASSIFICATION	SPECIFICATIO	N		No. 151S-ECJ-KGS44E
SUBJECT	Multilayer Ceramic Chip Capac	titors (EIA 1206)		PAGE 2 of 7
Low Pro	file type (P/N : ECJHVB1E475	() Common Spec	cification	DATE Aug 28, 2008
3- 3.Nominal Capa	citance (6)			
The Nominal	Capacitance value is expressed in p		Symbol (Ex.)	Nominal Cap.
	y a three-digit number ; the first two dig nificant figures and the last digit speci		105	100000pF (1 μF)
zero to follow.			475 106	4700000pF (4.7 μF) 1000000pF (10 μF)
4. Operating Tempe Shown in Individu				(το μι)
5-1.Pretreatment	of the capacitor and its test condition ad measurements, the following pretrea	·		ary.
	ment 's shall be kept in a temperature of 1 8±4 hours, before initial measurement		our and then sha	Il be stored in a room tem-
	eatment shall be applied for 1 hour in the spec 4 hours, before initial measurement.	ified test condition a	and then shall be	e stored in a room tempera-
humidity of 45 to	specified, all test and measurements 75%. d are doubted a further test should be		-	
7. Structure The structure sha	Ill be in a monolithic form as shown in	Fig. 1.		
	Fig. 1	Table 1		Nama
~			No. ① Dieleo	Name
				electrode
			<u> </u>	rate electrode
				nediate electrode
T T		4 5	<u>5</u> Extern	nal electrode
Note ;				

CLASSIFICATION

SUBJECT

SPECIFICATION

No.			
1518	S-EC	J-KG	S44E
PAGE	3	of	7

ECT Multilayer Ceramic Chip Capacitors (EIA 1206) Low Profile type (P/N : ECJHVB1E475K) Common Specification

2 3 4 5 6	Content: Appearance Dimensions Dielectric Wit ing voltage Insulation Resistance(I.R Capacitance Dissipation Fac (tan δ)	hstand-	Performance There shall be no defects which affect the life and use. Shown in Individual Specification. There shall be no dielectric break-down or damage. 500/C MΩ min. (C : Nominal Cap. in μF) Shall be within the specified tolerance.	Measuring voltage/ Charge/discharge/	rs and a micror 0 % of rated vo age of the abov e current sh ge : Rated volta ge time : 60+/-5	neter. Itage ve value nall be	
2 3 4 5 6	Dimensions Dielectric Wit ing voltage Insulation Resistance(I.R Capacitance Dissipation Fac	.)	 the life and use. Shown in Individual Specification. There shall be no dielectric break- down or damage. 500/C MΩ min. (C : Nominal Cap. in μF) 	With slide calipe Test voltage : 25 Apply a DC volta 5 seconds. Charge/discharg 50mA. Measuring voltag Measuring voltag Charge/discharg	rs and a micror 0 % of rated vo age of the abov e current sh ge : Rated volta ge time : 60+/-5	neter. Itage ve value nall be	
3 4 5 6	Dielectric Wit ing voltage Insulation Resistance(I.R Capacitance Dissipation Fac	.)	There shall be no dielectric break- down or damage. 500/C MΩ min. (C : Nominal Cap. in μF)	Test voltage : 25 Apply a DC volta 5 seconds. Charge/discharg 50mA. Measuring voltag Measuring voltag Charge/discharg	0 % of rated vo age of the abov e current sh ge : Rated volta ge time : 60+/-5	ltage ve value mall be	
4 5 6	ing voltage Insulation Resistance(I.R Capacitance Dissipation Fac	.)	down or damage. 500/C MΩ min. (C : Nominal Cap. in μF)	Apply a DC volta 5 seconds. Charge/discharg 50mA. Measuring voltag Charge/discharg	age of the above e current sh ge : Rated volta ge time : 60+/-5	ve value i nall be	
5	Resistance(I.R Capacitance Dissipation Fac		(C : Nominal Cap. in μF)	Measuring voltage/ Charge/discharge/	ge time : 60+/-5		
6	Dissipation Fac	ctor	Shall be within the specified tolerance.	0011// (.	Measuring voltage : Rated voltage Measuring voltage time : 60+/-5s Charge/discharge current shall be 50mA.		
		ctor		Measuring	Measuring		
	(tan δ)		0.1 max.	Frequency	Voltage		
				1 kHz+/-10 %	1.0+/-0.2 Vrr	ns	
				For the class2 treatment in par. Our Measureme Table 3.	5-1-1.		
	Temperature Coefficient	Without Voltage Appli- cation	Temp. Char. X5R : Within +/- 15 %	Measure the ca changing the ten to 4 shown in t rate of change stage 3 as the re	nperature in the he table below regarding the	e order of v. Calcula capacita	fstep ate th
				Temp.	Stage	(0.1	
				Char. 1	2 3	4	5
				X5R 25+/-2	-55+/-3 25+/-2	85+/-2	25+/-
				Measuring Frequency 1 kHz+/-10 %	Measurir Voltage 1.0+/-0.2 V		
8	Adhesion		The terminal electrode shall be free from peeling or signs of peeling.	Solder the speci the figure., and direction for 10 s	apply a 5N for		
					S a	mple	
				Material : Alumin epoxy Thickness : 1.0m	board.	nin.) or g	lass
			(continue)				
			(,				
ote ;	,						

CLASSIFICATION

SPECIFICATION

No. 151S-	FC.	I-KG	S44	F
PAGE	1	of	7	-

SUBJECT

Multilayer Ceramic Chip Capacitors (EIA 1206)

Low Profile type (P/N : ECJHVB1E475K) Common Specification

				Table 2	
No	Con	tents		Performance	Test Method
9	Bending Strength	Appear- ance Capaci- tance		shall be no cracks and other ical damage. Change from the value before test. Within +/- 12.5 %	After soldering capacitor on the substrate 1 mm of bending shall be applied for 5 seconds. Bending speed : 1mm/s (shown in Fig. 3) 20 R 3 4 0 R 3 4 0 R 3 4 0 $R 3 4 5 \pm 2$ $R 3 4 5 \pm 2$ Unit:mm
10	Vibration Proof	Appear- ance Capaci- tance tan δ	mechan Shall be	hall be no cracks and other ical damage. within the specified tolerance. eet the specified initial value.	Solder the specimen to the testing jig shown in Fig. 2. Apply a variable vibration of 1.5 mm total amplitude in the 10 to 55 to10Hz vibration frequency range swept in 1 min. in 3 mutually perpendicular directions for 2 hours each, a total of 6 hours.
11	Resis- tance to Solder Heat	Appear- ance Capaci- tance tan δ I.R. With-stand voltage	mechan Temp. Char. X5R Shall me Shall me There s	hall be no cracks and other ical damage. Change from the value before test. Within +/- 7.5 % eet the specified initial value. eet the specified initial value. hall be no dielectric break- damage.	Solder both method Preconditioning : Heat Temperature (See 5.1.1)/Class2 Solder temperature : 270+/-5 °C Dipping period : 3+/-0.5 s Preheat condition :OrderTemp.(°C)Period(s)180 to 100120 to 1802150 to 200120 to 180Use solder H63A(JIS-Z-3282).For the flux, use rosin (JIS-K-5902) ethanol solution of a concentration of about 25% by weight. Use tweezers for the holder to dip the specimen. Recovery : 48+/-4 hours
12	Solderabilit	lty	of both t	an 95% of the soldered area terminal electrodes shall be with fresh solder.	Solder temperature : 230+/-5 °C Dipping period : 4+/-1 s Dip the specimen in solder so that both terminal electrodes are completely submerged. Use solder H63A(JIS-Z-3282). For the flux use rosin (JIS-K-5902) of ethanol solution of a concentration of about 25 % by weight. Use tweezers for the holder to dip the specimen.
				(continue)	
Note	9;				

CLASSIFICATION

SUBJECT

SPECIFICATION

No. 151S-	-EC	J-KG	S44E
PAGE	5	of	7


^T Multilayer Ceramic Chip Capacitors (EIA 1206) Low Profile type (P/N : ECJHVB1E475K) Common Specification

DATE Aug 28, 2008

			- -	Table 2			
No	Conter	nts		Performance		Test Method	
13	Temperature cycle	Appear- ance		hall be no cracks and other nical damage.	in Fig. 2	the specimen to the testin 2. Condition the specimen	to each
		Capaci- tance	Temp. Char. X5R	Change from the value before test. Within +/- 7.5 %	the peri ing this	ature from step 1 to 4 in the od shown in the table bell conditioning as one cycles continuously.	ow. Regard-
		tan δ	Shall m	eet the specified initial value.	0 0 0 yole 0		Deried
		I.R.	Shall m	eet the specified initial value.	Step	Temperature (°C)	Period (min.)
		With- stand		hall be no dielectric break- r damage.	1	1 Minimum operation temperature +/- 3 30+/-3	
		voltage			2 Room temperature 3 ma		3 max. 30+/-3
					4	temperature +/-5 Room temperature	3 max.
					treatme Before t specime	class2 capacitors, perform nt in par. 5-1-1. the measurement after te en shall be left to stand at rature for the following per /-4 h	st, the room
14	Moisture Resistance	Appear- ance		hall be no cracks and other nical damage.	treatme	or the class2 capacitors, perform the heat eatment in par. 5-1-1. older the specimen to the testing jig shown	
		Capaci- tance	Temp. Char.	Change from the value before test.	in Fig. 2		g jig shown
		tan δ	X5R 0.15 ma	Within +/- 12.5 % ax.	Relat	Test temperature : 40+/-2 °C Relative humidity : 90 to 95 % Test period : 500+24/0 h	
		I.R.	50/C M (C : No	Ω min. minal Cap. in μF)	Before the measurement after test, the s cimen shall be left to stand at room temp ture for the following period : 48+/-4 h		
15	Moisture Resistant Loading	Appear- ance		hall be no cracks and other nical damage.	treatme	class2 capacitors, perform nt in par. 5-1-2. he specimen to the testin	
	Loading	Capaci- tance	Temp. Char.	Change from the value before test.	in Fig. 2		g jig shown
			X5R	Within +/- 12.5 %		emperature : 40+/-2 °C	
		tan δ	0.15 ma	ЭХ.	Relative humidity : 90 to 95 % Applied voltage : Rated voltage		9
		I.R.	25/C MΩ min. (C : Nominal Cap. in μF)		(DC Voltage) Charge/discharge current : within 50 mA. Test period : 500+24/0 h		
				(continue)	cimen s	the measurement after te hall be left to stand at roo the following period : /-4 h	


Note ;

CLASS	CLASSIFICATION SPECIFICATION ISTS-ECJ-KGS44E						
SUBJECT Multilayer Ceramic Chip Capacitors (EIA 1206)						PAGE 6 of 7	
	Low Profile type (P/N : ECJHVB1E475K) Common S				,	DATE Aug 28, 2008	
		-		Table 2		/ / / / / / / / / / / / / / / / / / /	
No	Conten	its		Performance	Test Method		
16	High Tem- perature Re-	Appear- ance		shall be no cracks and other nical damage.	For the class2 capacit age		
	sistant				treatment in par. 5-1-2.		
	Loading	Capaci- tance	Temp. Char.	Change from the value be- fore test.	Solder the specimen to in Fig. 2.	the testing jig shown	
			X5R	Within +/- 12.5 %	Test temperature :		
		tan δ	0.15 ma	ax.	Max. Ra	ted temp. +/-3°C	
		I.R.	50/C M	Ω min. minal Cap. in μF)	Applied voltage : 200 (DC	V% of Rated voltage	
			(0.110		Charge/discharge cu Test period : 1000+4	rrent : within 50 mA.	
					Before the measureme	nt after test, the spe-	
					cimen shall be left to st ture for the following pe		
Wher	n uncertainty occ	curs in the	weather	resistance characteristic tests (te	emperature cycle, moistu	re resistance,	
moist	ure resistant loa	iding, high	i temperat	ure resistant loading), the same	tests shall be performed	for the capacitor itself.	
				Table 3			
			70 4 41 1 1	Our Standard Measuring Inst			
	suring Instrume			1MHz Capacitance Meter (Agile	nt lechnologies)		
	suring Mode		rallel Mod				
Rec	ommended Measuring		034E Test	Fixture (Agilent Technologies)			
	Wedduring	olg					
				e unable to be applied to depen nfirm whether High Cap Type i			
				applied or not. (For example, AL			



CLASSI	FICATION	SPECIFICATIONS		No. 151S-E	CJ-SS018E			
SUBJEC	т	Multilayer Ceramic Chip Capacitor		PAGE	1 of 9			
		Common Specification (Precautions for Use)		DATE Ap	or. 1, 2008			
	 Precautions for Use The Multilayer Ceramic Chip Capacitors (hereafter referred to as "Capacitors") may fail in a short circuit mode in an open-circuit mode when subjected to severe conditions of electrical, environmental and/or mechanical stress beyond the specified "Rating and specified "Conditions" in the Specifications, resulting in burn out, flaming or glowing in the worst case. The following "Precautions for Safety" and "Application Notes" shall be taken in your major consideration for use. 							
2- 1.Cir	 Operating Conditions and Circuit Design 1.Circuit Design 2-1.1. Operating Temperature and Storage Temperature The specified "Operating Temperature Range" in the Specifications is the absolute maximum and minimur temperature rating. Every circuit mounting a Capacitor shall be operated within the specified "Operating Temperature Range". The Capacitors mounted on PCB shall be stored without operating within the specifie "Storage Temperature Range" in the Specifications. 							
2-1-2	 2-1-2. Design of Voltage application The Capacitors shall not be operated exceeding the specified "Rated Voltage" in the Specification. If voltage ratings are exceeded, the Capacitors could result in failure or damage. In case of application of DC and AC voltages to the Capacitors, the designed peak voltage shall be within the specified "Rated Voltage". In case of AC of pulse voltage, the peak voltage shall be within the specified "Rated Voltage". If high frequency voltage or fast rising pulse voltage is applied continuously even within the "Rated Voltage", contact our engineering section before use. Such continuous application affects the life of the Capacitors. 							
2-1-3	short circu	Current nmended to equip the Capacitors with protection circuits for sat uit with voltages such as secondary voltage, there will be a or circuit boards might burn out.						
2-1-4	When the temperatu temperatu approval.	ng of Capacitors e Capacitors self-heat as a result of using AC or pulse v irres (25deg.C max.), make sure that the Capacitors' surface ten irre plus 20 deg.C (max.), or the maximum operating temperatu Also, the temperature of the Capacitors' surface which vari under the operational mode of devices mounted on by the Capacitors	nperature does re specified in ies with circui	s not exceed product spe	the ambient cification for			
2-1-5	 2-1-5. Restriction on Environmental Conditions The Capacitors shall not be operated and / or stored under the following environmental conditions. (1) Environmental conditions (a) To be exposed directly to water or salt water (b) To be dew formation (c) Under conditions of corrosive gases such as hydrogen sulfide, sulfurous acid, chlorine and ammonia (2) Under severe conditions of vibration or impact beyond the specified conditions in the Specifications 							
2-1-6	 2-1-6. DC voltage characteristics The capacitance of Class 2 Capacitors has voltage dependency, contributing to big capacitance fluctuations in high DC voltage application. To secure specified capacitance, the following should be confirmed. (1) That the capacitance fluctuations caused by voltage application are within the capacitance range of a circuit used, or if the capacitance range of a circuit used is broad enough to maintain the Capacitors' functions. (2) DC voltage characteristics demonstrate, even if applied voltage is under the rated voltage, capacitance change rate increases with higher voltage (Capacitance down). Accordingly, when the Capacitors are used for circuits with narrow capacitance allowable range such as time constant circuits, we recommend to apply lower voltage upon due consideration on capacitance aging in addition to the above.							
Note ;								
,								
		Panasonic Electronic Devices Co., Ltd.	APPROVAL T.Kawamura	CHECK T.Shinriki	DESIGN A.Konishi			

A.Konishi



CLASSIFICATION

SUBJECT

SPECIFICATIONS Multilayer Ceramic Chip Capacitor Common Specification (Precautions for Use)

151S-ECJ-SS018E PAGE 3 of 9 DATE Apr. 1, 2008

No

b

0.25 to 0.30

0.4 to 0.5

0.6 to 0.8

0.8 to 1.0

1.0 to 1.2

1.0 to 1.2

а

0.2 to 0.3

0.4 to 0.5

0.8 to 1.0

0.8 to 1.2

1.8 to 2.2

1.8 to 2.2

2-2-2. Design of Land Pattern

(1) Recommended land dimensions are shown below for proper amount of solder to prevent cracking at the time of excessive stress to the Capacitors due to increased amount of solder.

Component Dimension

Т

0.3

0.5

0.8

0.6 to 1.25

0.6 to 1.6

0.8 to 2.5

W

0.3

0.5

0.8

1.25

1.6

2.5

{ Recommended land dimensions (Ex.) }

[For High Capacitance, General Electronic Equipment, Low ProfileType, 100V·200V series,

Т

0.6

1.0

1.6

2.0

3.2

3.2

Size

(EIA)

0201

0402

0603

0805

1206

1210

630V series, High-Q Capacitors]

Unit in mm c

0.2 to 0.3


0.4 to 0.5


0.6 to 0.8

0.8 to 1.0

1.0 to 1.3

1.8 to 2.3






Solder

resist

						Unit in mm
Size	Compo	onent Di	mension	_	Ŀ	
(EIA)	L	W	Т	а	b	С
0508	1.25	2.0	0.85	0.5 to 0.7	0.5 to 0.6	1.4 to 1.9
0612	1.6	3.2	0.85	0.8 to 1.0	0.6 to 0.7	2.5 to 3.0

[Array Type]	
--------------	--


<₽



æ

							Unit in mm
Size	Component Dimension			2	b	0	P
(EIA)	L	W	Т	а	D	С	Г
0805	2.0	1.25	0.85	0.55	0.5	0.2	0.4
4 Array	2.0	1.20	0.65	to 0.75	to 0.6	to 0.3	to 0.6
1206	3.2	1.6	0.85	0.9	0.7	0.35	0.7
4 Array	3.2	1.0	0.65	to 1.1	to 0.9	to 0.45	to 0.9


2 Arrav	tvpe



						U	Init in mm
Size	Component Dimension		а	b	С	Р	
(EIA)	L	W	Т				
			0.6	0.3	0.45	0.3	0.54
0504 2 Array	1.37 1.0	10		to 0.4	to 0.55	to 0.4	to 0.74
		0.8	0.3	0.4	0.46	0.71	
			0.0	to 0.6	to 0.7	to 0.56	to 0.91

(2) The size of lands shall be designed to be equal between the right and left sides. If the amount of solder on the right land is different from that on the left land, the component may be cracked by stress to one side of the component since the side with a larger amount of solder solidifies later at the time of cooling.





Note ;

CLASSIFICATION	SPECIFICATION	S		No. 151S-ECJ-SS018E	
SUBJECT Mu	ultilayer Ceramic Chip C	Capacitor		PAGE 4 of 9	
Commo)	DATE Apr. 1, 2008			
PC boards. (1)Solder resis (2)Solder resis · Component · The Capaci	esist Ider resist is effective in pre st shall be utilized to equalize st shall be used to divide the is are arranged closely. tor is mounted near a compo tor is placed near a chassis.	e the amounts of pattern for the fo	solder on both sides. bllowing cases;	ne amount of solder on	
	Prohibited Applications ar	nd Recommende	d Applications		
Mixed mounting with a component with lead wires	Prohibited applica	ations lead wire of omponent with lead wires	Improved applications Solder resist		
Arrangement near chassis	Chassis	Sectional view der) Sectional view	Solder resist	Sectional view	
Retrofitting of Component with lead wires	Soldering iron	Lead wire of Retrofitted component Sectional view	Solder resist	Sectional view	
Lateral arrangement	Land	Portion to be excessively soldered		Solder resist	
uniform stresses, or t should be done to av the PC board. (1) To minimize mecl Capacitor layout b	mponents shall be placed of o position the component ele- oid cracking the Capacitors nanical stress caused by wa pelow. Prohibited layout	ectrodes at right from bending the	angles to the grid glove PC board after or duri	e or bending line. This ng placing/mounting on llow the recommended	
Warp of Circuit board			Lay out t sidew	the Capacitor vays against the stressing direction	
 (2) The following drawing is for your reference since mechanical stress near the dividing/breaking position of a PC board varies depending on the mounting position of the Capacitors. (3) The magnitude of mechanical stress applied to the Capacitors when the circuit board is divided is in the order of push back < slit < V-groove < perforation. Also take into account the layout of the Capacitors and the dividing/breaking method. 					
Note ;					

CLASSIFICATION	ASSIFICATION SPECIFICATIONS No. 151S-ECJ-SS01							
SUBJECT Mu	Iltilayer Ceramic Chip Capacitor		PAGE 5 of 9					
Commo	n Specification (Precautions for Use)	DATE Apr. 1, 2008					
If components are arr components are aff Solder balls. Each should be carefully de 3. Precautions for Assembly	3-1.Storage							
 (1) The Capacitors before mounting on PCB shall be stored between 5 - 40°C and 20 - 70% RH, not under severe conditions of high temperature and humidity. (2) If stored in a place that is humid, dusty, or contains corrosive gasses (hydrogen sulfide, sulfurous acid, hydrogen chloride and ammonia, etc.), the solderability of terminal electrodes may deteriorate. In addition, storage in a place subjected to heating and/or exposed to direct sunlight will cause deformed tapes and reels. and component sticking to tapes, both of which can result in mounting problems. (3) Do not store components longer than 6 months. Check the solderability of products that have been stored for more than 6 months before use. (4) The Capacitors of high dielectric constant series (Class 2, Characteristic B,X7R,X5R and F,Y5V) change in capacitance with the passage of time, "Capacitance aging", due to the inherent characteristics of ceramic dielectric materials. The changed capacitance can be recovered by heat treatment to each initial value at the time of shipping. (See 2. Operating Condition and Circuit Design, 2-1-7. Capacitance aging) (5) When the initial capacitance is measured, the Capacitors shall be heat-treated at 150+0/-10°C for 1 hour and 								
 then subjected to ordinary temperature and humidity for 48±4 hours before measuring the initial value. 3- 2.Chip Mounting Consideration When mounting the Capacitors/components on a PC board, the capacitor bodies shall be free from excessive impact loads such as mechanical impact or stress in the positioning, pushing force and displacement of vacuum nozzles at the time of mounting. Maintenance and inspections for Chip Mounter must be performed regularly. If the bottom dead center of the vacuum nozzle is too low, the Capacitor is cracked by an excessive force at the time of mounting. The following precautions and recommendations are for your reference in use. Set and adjust the bottom dead center of the vacuum nozzles to the upper surface of the PC board after correcting the warp of the PC board. Set the pushing force of the vacuum nozzle at the time of mounting to 1 to 3 N in static load. For double surface mounting, apply a supporting pin on the rear surface of the PC board to suppress the bending of the PC board in order to minimize the impact of the vacuum nozzles. The typical examples are shown in the table below. Adjust the vacuum nozzles so that their bottom dead center at the time of mounting is not too low. (4) The closing dimensions of positioning chucks shall be controlled and the maintenance, checks and replacement of positioning chucks shall be regularly performed to prevent chipping or cracking of the Capacitors caused by mechanical impact at the time of positioning due to worn positioning chucks. 								
	Prohibited mounting	Recommende	ed mounting					
Single surface mounting	Crack	Supporting be n	supporting pin must not ecessarily positioned eath the capacitor.					
Double surface mounting Separation of solder Crack Supporting pin								
Note ;								

CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SS018E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 6 of 9
	Common Specification (Precautions for Use)	DATE Apr. 1, 2008

3-3.Selection of Soldering Flux

- Soldering flux may seriously affect the performance of the Capacitors. The following shall be confirmed before use. (1) The soldering flux should have a halogen based content of 0.1 wt. % (converted to chlorine) or below. Do not use soldering flux with strong acid.
- (2) When applying water-soluble soldering flux, wash the Capacitors sufficiently because the soldering flux residue on the surface of PC boards may deteriorate the insulation resistance on the Capacitor's surface.

3-4.Soldering

3-4-1. Reflow soldering


The reflow soldering temperature conditions are each temperature curves of Preheating, Temp. rise, Heating, Peak and Gradual cooling. Large temperature difference caused by rapid heat application to the Capacitors may lead to excessive thermal stresses, contributing to the thermal cracks. The Preheating temperature requires controlling with great care so that tombstone phenomenon may be prevented.

	Temperature	Period or Speed
①Preheating	140 to 180 °C	60 to 120 s
②Temp. rise	Preheating temp. to Peak temp.	2 to 5 °C/s
③Heating	220 °C min.	60 s max.
<pre>④Peak</pre>	260 °C max.	10 s max.
⑤Gradual cooling	Peak temp. to 140 $^\circ\!\mathrm{C}$	1 to 4 °C/s

The rapid cooling (forced cooling) during Gradual cooling part should be avoided, because this may cause defects such as the thermal cracks, etc.

When the Capacitors are immersed into a cleaning solvent, confirm that the surface temperature of the devices does not exceed 100°C.

Performing reflow soldering twice under the conditions shown in the figure above [Recommended profile of Reflow soldering (EX)] will not cause any problems. However, pay attention to the possible warp and bending of the PC board.




\langle Allowable temperature difference $\Delta T \rangle$				
Size	Temp. Tol.			
0201 to 1206	∧T≦ 150 °C			
0508, 0612, 0504				
1210	∆T≦ 130 °C			


CLASSIFICATION	SPECIFICATION	IS		No. 151S-ECJ-SS018E
SUBJECT	Multilayer Ceramic Chip	Capacitor		PAGE 7 of 9
	Common Specification (Preca	utions for L	lse)	DATE Apr. 1, 2008
inside the Capa In order to prev •The temper •The direct of	ing acitors, resulting in the thermal crack vent any defects, the following should rature of the soldering tips should be contact of soldering tips with the Capa d Capacitors shall not be reused.	s, etc. be observed; controlled with	special care.	e thermal stresses
(a) Sold	mm or below Thread eutectic solder sin-based and non-activated flux is re	ecommended. at the "Tempe nelted in adva	rature Gradient" between the soldering tip.)	
Recor	nmended profile of Hand Soldering [I	Ex.]		
Preh	Soldering ΔT \downarrow 60 to 120 s 3 s max.	Gradual cooling	Allowable temperature Size 0201 to 1206 0508, 0612, 0504 1210	$\frac{\text{difference } \Delta T \rangle}{\text{Temp. Tol.}}$ $\Delta T \leq 150 \text{ °C}$ $\Delta T \leq 130 \text{ °C}$
Hand so (a) Sold Cap (b) The	on 2 (without preheating) oldering can be performed without pre- lering iron tip shall never directly t acitors. lands are sufficiently preheated with inal electrodes of the Capacitor for s	ouch the cer a soldering i oldering.	amic dielectrics and term	inal electrodes of the
	Conditions of Hand so	dering without	preheating Condition	
	Chip size		5, 0508, 0504 1206 to 1	210 , 0612
	emperature of soldering iron Vattage	270 °	<u>C max. 250</u> 20W max.	°C max.
	hape of soldering iron tip		2000 max. ø3mm max.	
	oldering time with soldering iron		3s max.	
the electrical c 3-5-2. Cleaning co Inappropriate characteristics (1) Insuffici (a) The corro (b) The	Ivent residue may remain on the PC boar characteristics and reliability of the Ca nditions cleaning conditions such as insuffic and reliability of the Capacitors. ent cleaning can lead to: halogen substance in the residues of	apacitors. cient cleaning f the soldering	or excessive cleaning m g flux to cause the metal o	ay impair the electrical f terminal electrodes to
Note ;				

CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-	SS018E
SUBJECT Multi	ilayer Ceramic Chip Capacitor	PAGE	of 9
Common	Specification (Precautions for Use)	DATE	1, 2008
(c) Water-soluble so those of rosin so	oldering flux may have more remarkable te Idering flux.	dencies of (a) and (b) above comp	pared to
in the solder and Please follow the Ultras Ultras	can lead to: sonic cleaning may deteriorate the strength l/or ceramic bodies of the Capacitors due to ese conditions for Ultrasonic cleaning: onic wave output : 20 W/L max. onic wave frequency : 40 kHz max. onic wave cleaning time : 5 minutes max.		cracking
3-5-3. Contamination of Cleani Cleaning with contaminate density of liberated haloge	ed cleaning solvent may cause the same re	sults as insufficient cleaning due to	the high
shall not be applied to the P (1) Mounted PC boards sha span 0.5mm max. (2) Confirm that the measur	are inspected with measuring terminal pin C board or mounted components, to preven Ill be supported by an adequate number of s ing pins have the right tip shape, are equal i e for your reference to avoid bending the PC	failure or damage to the devices. upporting pins with bend settings of height and are set in the correct po	f 90 mm
	Prohibited setting	Recommended setting	
Bending of PC board	Check pin Separated	Check pin	
 moisture and dust, it shall used, in order that the reliat that expand or shrink also m 3- 8.Dividing/Breaking of PC Boa (1) Abnormal and excessive shown below can cause (2) Dividing/Breaking of the speed by using a jig or from mechanical damag (3) Examples of PCB dividing When PC boards are brown the bending Also, planes with no partices on the mounted p of the Capacitors or other 	re mechanical stress such as bending or cracking in the Capacitors. e PC boards shall be done carefully at m apparatus to prevent the Capacitors on the e. mg/breaking jigs: oken or divided, loading points should be clo ints mounted on should be used as plane of lane, in order to prevent tensile stress induce er parts mounted on the PC boards.	ich is corrosive or chemically active the may not be influenced. Coating management be curing process. Bending torsion derate boards to the jig to minimize the extent of f loading, which generates a comp ed by the bending, which may cause	e is not naterials
Outline of Jig	Prohibited dividing	Recommended dividing	g
PC board	Load position PC board tting jig		direction
Note ;			

CLASSIFIC	ATION SPECIFICATIONS	No. 151S-ECJ-SS018E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 9 of 9
	Common Specification (Precautions for Use)	DATE Apr. 1, 2008
(1) Th Th if c Ne im (2) W the W be cra	anical Impact the Capacitors shall be free from any excessive mechanical impact. the Capacitor body is made of ceramics and may be damaged or cracked dropped. ever use a Capacitor which has been dropped; their quality may be paired and failure rate increased. then handling PC boards with Capacitors mounted on them, do not allow the Capacitors to collide with another PC board. hen mounted PC boards are handled or stored in a stacked state, impact tween the corner of a PC board and the Capacitor may cause damage or acking and can deteriorate the withstand voltage and insulation sistance of the Capacitor.	Crack
4. Other		
	cial mounting conditions, please contact us. ions for Use above are from	
T	he Technical Report EIAJ RCR-2335 Caution Guide Line for Operation of Fixed eramic Capacitors for Electronic Equipment by Japan Electronics and Information Te idustries Association (March 2002 issued)	
	refer to above technical report for details.	
Noto :		
Note ;		

CLASSFI	CATION	SPEC	IFICATIONS		N	o. 151S-EC	J-SV037E
SUBJECT Multilayer Cerar			mic Chip Capacitor			PAGE 1 of 4	
	Taped and Re	•	g Specifications		Туре) 🛛	DATE 28 /	Apr, 2004
	specification appli Profile Type).	es to taped and re	eled packing for Mu	Itilayer Ceramio	c Chip Capacitor	s	
2. Applica	able Standards						
		ic Industries Asso	ciation of Japan) Sta	andard EIAJ RC	C-1009B		
	JIS (Japan	nese Industrial Sta	ndard) Standard JIS	C 0806			
	g Specification cture and Dimens	ions					
-		-	ccording the followir	ng diagram			
	1)Carrier tape	: Shown in Fig.					
	2)Reel	: Shown in Fig.				ion or stores	
(.	3)Packaging	: we shall pack	suitably in order pre	vent damage d	uring transportat	ion or storage	
3- 2.Pac	king Quantity						-
			Carrier-T	ape	Quantity (p	Quantity (pcs./reel)	
	Туре	Thickness of			<i>ø</i> 180mm	n Reel	4
	(EIA)	Capacitor(mm)	Material	Taping Pitch	Packaging Code	Quantity	=
	12type (0805)	0.85+/-0.10	Paper Taping	4mm	V	4000	_
	13type (1206)	0.85+/-0.10	Paper Taping	4mm	V	4000	_
	10type (1200)	1.15+/-0.10	Embossed Taping	4mm	F	3000	_
	23type (1210)	0.85+/-0.10	Embossed Taping	4mm	F	3000	
The	king on the Reel	Packaging Code		05 K glish at least.			
	cture of Taping (1)The direction o	f winding of taping	on the reel shall be	in accordance	with the followin	g diagram.	
	Fig. 1 Paţ		Bottom tape - (thinkness:0. Ir ystyrene reel xed with anti-static ag	(antistatic f	e(thinkness:0.1mm M inished polyester) ier tape(paper)	lax.)	
Note ;	01 Apr, 2005	Previous :	e company name. Matsushita Electr : Panasonic Electr	onic Compone			
	Panaso	onic Electronic D	evices Co., Ltd.		APPROVAL Y.Sakaguchi	CHECK S.Endoh	DESIGN T.Shinriki
i i							





	SPEC	IFICATIONS			51S-ECJ-SV037E
UBJECT	Multilayer Cera	amic Chip Capa	acitor	PAGE	4 of 4
Taped and R	eeled Packaging	g Specifications	s (Low Profile Type)	DATE	28 Apr, 2004
(b) 13 and 23 type: 4mr	m chip taping pitch f	or Embossed tapi	ng.	•	
				Code	Dimension
<u>-> < t 1</u> F	<u>eeding hole</u>	φ <u>D0</u>	<u>Chip pocket</u>	W	8.0 +/- 0.2
	\			F	3.50 +/- 0.05
	$\lambda $	⋬⇔_∕		Е	1.75 +/- 0.10
		$\#$ ψ \downarrow \downarrow		P ₁	4.0 +/- 0.1
				P ₂	2.00 +/- 0.05
		ЩЦ		Po	4.0 +/- 0.1
	ØD1		<u> </u>	Do	<i>ф</i> 1.5
			Tape running direction		+0.1/-0
\rightarrow $[2] < (Chip)$	cap.			D ₁	<i>ø</i> 1.1+/- 0.1
				t ₁	0.6 max.
Type(EIA)	13type	23type]		13 type 1.8max.
Code	(1206)	(1210)		t ₂	23
А	1.9 +/- 0.2	2.8 +/- 0.2			type
В	3.5 +/- 0.2	3.5 +/- 0.2			Unit : mn
$(a)\phi$ 180mm Reel (Stand	dard Reel)				
				Code	
				0000	Dimension
				A	Dimension <i>ф</i> 180+0/-3
		$\overline{\}$		A B	φ180+0/-3 φ60 +1/- 0
				A B C	¢180+0/-3 ¢60 +1/- 0 13.0 +/- 0.2
		\sum		A B C D	¢180+0/-3 ¢60 +1/- 0 13.0 +/- 0.2 21.0 +/- 0.8
		\sum		A B C D E	φ180+0/-3 φ60 +1/- 0 13.0 +/- 0.2 21.0 +/- 0.8 2.0 +/- 0.5
				A B C D E W	φ180+0/-3 φ60 +1/- 0 13.0 +/- 0.2 21.0 +/- 0.8 2.0 +/- 0.5 9.0 +/- 0.3
				A B C D E	<i>φ</i> 180+0/-3 <i>φ</i> 60 +1/- 0 13.0 +/- 0.2 21.0 +/- 0.8 2.0 +/- 0.5 9.0 +/- 0.3 11.4 +/- 1.0
				A B C D E W	φ180+0/-3 φ60 +1/- 0 13.0 +/- 0.2 21.0 +/- 0.8 2.0 +/- 0.5 9.0 +/- 0.3

Note ;